Skip to content
GitHub Explorer

AYYAZmayo

View on GitHub ↗

active 2023-09-19 → 2024-12-03 (UTC) · 28 repositories

Complete coverage28,161 / 28,161 hourly files (100%) · 2 absent upstream2023-08-15 → 2026-10-31 (UTC)
Events
850
Pushes
518
Pull requests
239
Issues
1
Reviews
36
Repositories
28

Activity over time

Daily event counts in the loaded window

Line chart, 442 days from 2023-09-19 to 2024-12-03. Pushes: 518 total, peak 20 in a day. Pull requests: 239 total, peak 7 in a day. Issues: 1 total, peak 1 in a day.

  • Pushes
  • Pull requests
  • Issues

Repositories worked on

Ranked by contributions — pushes, PRs, issues, reviews and comments, so stars and forks do not inflate the list

RepositoryContributionsPushesPRsIssuesCommentsLast seen
os-fpga/yosys-rs-plugin1334572022024-11-30
os-fpga/yosys_verific_rs1263779032024-12-03
AYYAZmayo/yosys_verific_rs1071070002024-12-03
AYYAZmayo/yosys-rs-plugin86860002024-11-28
AYYAZmayo/Raptor79790002024-12-03
os-fpga/yosys_rs581331052024-11-29
AYYAZmayo/yosys_rs48480002024-10-14
os-fpga/Raptor37036012024-12-03
AYYAZmayo/UVM_Based_Verification_Projects28280002024-06-29
os-fpga/RTL_Benchmark22715002024-05-30
AYYAZmayo/RTL_Benchmark17170002024-05-30
AYYAZmayo/Jira_Testcase16160002024-10-25
os-fpga/FPGA_PRIMITIVES_MODELS1013042024-11-20
AYYAZmayo/SystemVerilog_Verification_Projects990002024-01-31
AYYAZmayo/RISC-V--CPU-Core-using-TL-Verilog550002024-02-19
AYYAZmayo/SystemVerilog_Functional_Coverage550002023-12-28
os-fpga/Jira_Testcase401002024-11-08
AYYAZmayo/RISCV_5_Stage_Pipelined_CPU440002024-10-14
AYYAZmayo/AYYAZmayo330002024-04-06
AYYAZmayo/FPGA_PRIMITIVES_MODELS330002024-10-06
AYYAZmayo/Single_Cycle_RISCV_CPU220002024-10-06
AYYAZmayo/Sign-off-Timing-Analysis---Basics-to-advanced-workshop220002023-09-19
os-fpga/device_modeling101002024-03-18
os-fpga/FOEDAG_rs101002024-10-10
os-fpga/IP_Catalog100002024-09-12
AYYAZmayo/FOEDAG_rs110002024-10-10
YosysHQ/yosys100102023-09-25
AYYAZmayo/RISCV_5_sage_Pipelined_CPU000002024-10-12

Works with

People who contribute to the same repositories, ranked by how many they share · automation excluded, or every account would appear to work with everyone

ContributorShared reposRepositories in common
alaindargelas13
os-fpga/RTL_Benchmarkos-fpga/IP_Catalogos-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcase+9
NadeemYaseen10
os-fpga/RTL_Benchmarkos-fpga/IP_Catalogos-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcase+6
bilal4586
os-fpga/IP_Catalogos-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcaseos-fpga/yosys-rs-plugin+2
moinijaz6
os-fpga/IP_Catalogos-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcaseos-fpga/yosys-rs-plugin+2
ravikiranchollangi6
os-fpga/Jira_TestcaseAYYAZmayo/Raptoros-fpga/yosys-rs-pluginos-fpga/Raptor+2
BessonThierry5
os-fpga/FPGA_PRIMITIVES_MODELSos-fpga/yosys_rsos-fpga/yosys-rs-pluginos-fpga/Raptor+1
awaisabbas0065
os-fpga/RTL_Benchmarkos-fpga/yosys_rsos-fpga/yosys-rs-pluginos-fpga/Raptor+1
behzadmehmood5
os-fpga/Jira_Testcaseos-fpga/yosys-rs-pluginos-fpga/Raptoros-fpga/FOEDAG_rs+1
chungshien-chai5
os-fpga/Jira_Testcaseos-fpga/yosys_rsos-fpga/Raptoros-fpga/FOEDAG_rs+1
amnafayyaz-rs4
os-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcaseos-fpga/Raptoros-fpga/FOEDAG_rs
ashrafnisar4
os-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcaseos-fpga/Raptoros-fpga/device_modeling
Sarmad-Salman3
os-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcaseos-fpga/IP_Catalog
abdulhameed-akram3
os-fpga/Jira_Testcaseos-fpga/Raptoros-fpga/IP_Catalog
alain-rs3
os-fpga/Raptoros-fpga/yosys_rsos-fpga/yosys_verific_rs
awaisabbas-rs3
os-fpga/yosys-rs-pluginos-fpga/yosys_rsos-fpga/yosys_verific_rs
bilalahmed-RS3
os-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcaseos-fpga/IP_Catalog
manadher3
os-fpga/Raptoros-fpga/FOEDAG_rsos-fpga/yosys_verific_rs
sarmadsalman-RS3
os-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcaseos-fpga/IP_Catalog
serge-dsa3
os-fpga/Jira_Testcaseos-fpga/Raptoros-fpga/FOEDAG_rs
anaszameer2
os-fpga/Jira_Testcaseos-fpga/device_modeling
ankhi15b2
os-fpga/FPGA_PRIMITIVES_MODELSos-fpga/Jira_Testcase
chernyee2
os-fpga/Raptoros-fpga/FOEDAG_rs
geochrist2
os-fpga/Jira_Testcaseos-fpga/device_modeling
georgechen-rs2
os-fpga/Jira_Testcaseos-fpga/device_modeling
ravic-rs2
os-fpga/Raptoros-fpga/FOEDAG_rs

Counts cover only the window loaded into ClickHouse and count events, not this account's lifetime totals on GitHub.