Skip to content

GANESHADUNURI

View on GitHub ↗

active 2024-01-202024-10-29 (UTC) · 19 repositories

Complete coverage26,676 / 26,676 hourly files (100%) · 2 absent upstream2023-08-152026-08-30 (UTC)
Events
66
Pushes
31
Pull requests
16
Issues
0
Reviews
0
Repositories
19

Activity over time

Daily event counts in the loaded window

Line chart, 284 days from 2024-01-20 to 2024-10-29. Pushes: 31 total, peak 7 in a day. Pull requests: 16 total, peak 4 in a day. Issues: 0 total, peak 0 in a day.

  • Pushes
  • Pull requests
  • Issues

Repositories worked on

Ranked by contributions — pushes, PRs, issues, reviews and comments, so stars and forks do not inflate the list

RepositoryContributionsPushesPRsIssuesCommentsLast seen
GANESHADUNURI/G13_VLSI31310002024-04-03
sure-trust/G13_VLSI16016002024-04-03
ashok-g-r/100-Days-of-RTL000002024-10-29
freecores/jtag000002024-03-09
arunkpv/vsd-hdp000002024-04-14
iaakash47/avsddac28nm000002024-04-14
ekb0412/100DaysofRTL000002024-09-16
huacayacauh/JS-Sandpile000002024-04-12
wicker/SystemVerilog-FSM000002024-06-26
SSHHRREEY/100daysofrtl000002024-04-11
raulbehl/100DaysOfRTL000002024-09-16
HRITAM-MITRA/FULL-ADDER-DESIGN-USING-HALF-ADDER000002024-05-17
JAYRAM711/100-DAYS-OF-RTL000002024-10-13
karribharathi/100-Days-of-RTL000002024-01-28
Devipriya1921/VSDBabySoC_ICC2000002024-04-14
chomchom69420/verilog-uart000002024-06-28
Ummidichandrika/100-Days-of-RTL000002024-10-13
ireneann713/AdvancedSynthesisandSTAwithDC000002024-04-14
teekamkhandelwal/Jtag_verliog_rtl000002024-03-09

Works with

People who contribute to the same repositories, ranked by how many they share · automation excluded, or every account would appear to work with everyone

Counts cover only the window loaded into ClickHouse and count events, not this account's lifetime totals on GitHub.