Skip to content
GitHub Explorer

mglb

View on GitHub ↗

active 2023-08-15 → 2024-08-05 (UTC) · 12 repositories

Complete coverage27,371 / 27,371 hourly files (100%) · 2 absent upstream2023-08-15 → 2026-09-28 (UTC)
Events
203
Pushes
74
Pull requests
19
Issues
3
Reviews
22
Repositories
12

Activity over time

Daily event counts in the loaded window

Line chart, 357 days from 2023-08-15 to 2024-08-05. Pushes: 74 total, peak 9 in a day. Pull requests: 19 total, peak 3 in a day. Issues: 3 total, peak 1 in a day.

  • Pushes
  • Pull requests
  • Issues

Repositories worked on

Ranked by contributions — pushes, PRs, issues, reviews and comments, so stars and forks do not inflate the list

RepositoryContributionsPushesPRsIssuesCommentsLast seen
verilator/verilator41050212024-07-16
antmicro/verilator-130300002024-02-13
antmicro/verilator21210002024-07-12
chipsalliance/yosys-f4pga-plugins1623262023-10-15
antmicro/yosys-systemverilog1274012023-08-29
chipsalliance/synlig1214052023-10-15
antmicro/synlig660002023-10-15
chipsalliance/UHDM-integration-tests622002023-08-29
antmicro/yosys-f4pga-plugins550002023-10-15
chipsalliance/Surelog300122023-08-29
m-labs/nmigen101002024-08-05
antmicro/uhdm-integration000002023-08-29

Works with

People who contribute to the same repositories, ranked by how many they share · automation excluded, or every account would appear to work with everyone

ContributorShared reposRepositories in common
kbieganski9
antmicro/synligantmicro/verilator-1chipsalliance/yosys-f4pga-pluginschipsalliance/Surelog+5
kamilrakoczy6
antmicro/synligantmicro/verilator-1chipsalliance/Surelogverilator/verilator+2
tgorochowik5
chipsalliance/yosys-f4pga-pluginsantmicro/yosys-systemverilogverilator/verilatorantmicro/verilator+1
alaindargelas4
antmicro/yosys-systemverilogchipsalliance/Surelogchipsalliance/synligchipsalliance/yosys-f4pga-plugins
dpetrisko4
chipsalliance/Surelogverilator/verilatorchipsalliance/synligchipsalliance/yosys-f4pga-plugins
hzeller4
chipsalliance/Surelogverilator/verilatorchipsalliance/synligchipsalliance/yosys-f4pga-plugins
kgugala4
antmicro/synligantmicro/verilatorchipsalliance/synligchipsalliance/yosys-f4pga-plugins
Kreijstal3
chipsalliance/Surelogverilator/verilatorchipsalliance/synlig
QuantamHD3
chipsalliance/UHDM-integration-testschipsalliance/Surelogchipsalliance/yosys-f4pga-plugins
RRozak3
antmicro/verilator-1verilator/verilatorantmicro/verilator
Rodrigodd3
chipsalliance/Surelogverilator/verilatorchipsalliance/synlig
b-chmiel3
antmicro/verilator-1verilator/verilatorantmicro/verilator
gussmith233
chipsalliance/Surelogverilator/verilatorchipsalliance/synlig
kboronski-ant3
antmicro/verilator-1verilator/verilatorantmicro/verilator
kiryk3
antmicro/verilator-1verilator/verilatorantmicro/verilator
kozdra3
antmicro/verilator-1verilator/verilatorantmicro/verilator
mithro3
chipsalliance/UHDM-integration-testschipsalliance/Surelogchipsalliance/yosys-f4pga-plugins
sgizler3
antmicro/verilator-1verilator/verilatorantmicro/verilator
tcal-x3
chipsalliance/Surelogchipsalliance/synligchipsalliance/yosys-f4pga-plugins
timkpaine3
chipsalliance/Surelogchipsalliance/synligchipsalliance/yosys-f4pga-plugins
ArturBieniek42
verilator/verilatorantmicro/verilator
Divya20302
chipsalliance/Surelogverilator/verilator
L3odr0id2
verilator/verilatorchipsalliance/synlig
RustamC2
chipsalliance/Surelogchipsalliance/synlig
chili-chips-ba2
verilator/verilatorchipsalliance/synlig

Counts cover only the window loaded into ClickHouse and count events, not this account's lifetime totals on GitHub.