Skip to content

AmandaHypertextAssasin/Digital-Systems-Design

View on GitHub ↗Related repositories →

Semester Assignment in VHDL

active 2024-05-012024-05-01 (UTC)

Complete coverage26,483 / 26,483 hourly files (100%) · 2 absent upstream2023-08-152026-08-22 (UTC)
Events
10
Pushes
4
Pull requests
0
Issues
2
Stars
0
Forks
0

Activity over time

Daily event counts in the loaded window

Line chart, 1 days from 2024-05-01 to 2024-05-01. Pushes: 4 total, peak 4 in a day. Pull requests: 0 total, peak 0 in a day. Issues: 2 total, peak 2 in a day. Comments: 0 total, peak 0 in a day. Stars: 0 total, peak 0 in a day.

  • Pushes
  • Pull requests
  • Issues
  • Comments
  • Stars

Top contributors

Pushes, PRs, issues, reviews and comments — stars and forks excluded, so this is contribution rather than popularity

ContributorContributionsPushesPRsComments
AmandaHypertextAssasin6400

Recent activity

Latest issues, pull requests and releases

  • Issue#3AmandaHypertextAssasin2024-05-01 09:12
    How can i pass a constant value on a register through the testbench of register file
  • Issue#2AmandaHypertextAssasin2024-05-01 09:00
    Register File Issue how can I pass the value 5 to the register $3?

Totals cover only the window loaded into ClickHouse and count events, not GitHub's lifetime totals — 0 stars here means stars gained during the window, not the repo's star count.