Skip to content

Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.

active 2023-10-122025-01-30 (UTC)

Complete coverage26,757 / 26,757 hourly files (100%) · 2 absent upstream2023-08-152026-09-02 (UTC)
Events
7
Pushes
2
Pull requests
0
Issues
2
Stars
0
Forks
0

Activity over time

Daily event counts in the loaded window

Line chart, 477 days from 2023-10-12 to 2025-01-30. Pushes: 2 total, peak 1 in a day. Pull requests: 0 total, peak 0 in a day. Issues: 2 total, peak 2 in a day. Comments: 0 total, peak 0 in a day. Stars: 0 total, peak 0 in a day.

  • Pushes
  • Pull requests
  • Issues
  • Comments
  • Stars

Top contributors

Pushes, PRs, issues, reviews and comments — stars and forks excluded, so this is contribution rather than popularity

ContributorContributionsPushesPRsComments
benreynwar2200
sylvainhuard2000

Recent activity

Latest issues, pull requests and releases

  • Issue#13sylvainhuard2023-10-12 19:15
    trouble parsing file containing mutliple packages
  • Issue#12sylvainhuard2023-10-12 19:02
    can't process std_logic_vector(xx downto 0) if xx starts with a 0 or a space

Totals cover only the window loaded into ClickHouse and count events, not GitHub's lifetime totals — 0 stars here means stars gained during the window, not the repo's star count.