Skip to content

Verilog实验单端口RAM、简单双端口RAM、真双端口RAM、同步FIFO和异步FIFO模块。能够完全替代Xilinx官方IP核。软件版本:Vivado2018.3。

active 2023-08-19 → 2026-05-22 (UTC)

Complete coverage27,548 / 27,548 hourly files (100%) · 2 absent upstream2023-08-15 → 2026-10-05 (UTC)
Events
12
Pushes
0
Pull requests
0
Issues
0
Stars
7
Forks
3

Activity over time

Daily event counts in the loaded window

Line chart, 1008 days from 2023-08-19 to 2026-05-22. Pushes: 0 total, peak 0 in a day. Pull requests: 0 total, peak 0 in a day. Issues: 0 total, peak 0 in a day. Comments: 0 total, peak 0 in a day. Stars: 7 total, peak 1 in a day.

  • Pushes
  • Pull requests
  • Issues
  • Comments
  • Stars

Stars, PRs, issues and forks are under-captured in the later part of this window. GH Archive progressively stopped capturing non-push events during 2026 — −95% or worse by the end of the window. Every series here except Pushes fades for that reason, so a decline above reflects the archive, not this repository. Pushes stay reliable throughout, so read them, and the contributor counts derived from them, as the real signal. Data health has the measurements.

Top contributors

Pushes, PRs, issues, reviews and comments — stars and forks excluded, so this is contribution rather than popularity

Nobody pushed, opened or commented here in the loaded window — this repo's activity is stars and forks only.

Recent activity

Latest issues, pull requests and releases

No issue or PR events — this repo's activity is pushes only.

Totals cover only the window loaded into ClickHouse and count events, not GitHub's lifetime totals — 7 stars here means stars gained during the window, not the repo's star count.