Skip to content

ppatel2612/Arithmetic-Logic-Unit-ALU-Design

View on GitHub ↗Related repositories →

In this lab, we were to design a generic Arithmetic Logic Unit circuit and verify the design through simulations and testbenches. For the higher bit ALUs, we were restricted to using structural design concepts and a 1-bit ALU as our foundational building block

active 2023-09-192023-09-19 (UTC)

Complete coverage26,784 / 26,784 hourly files (100%) · 2 absent upstream2023-08-152026-09-03 (UTC)
Events
3
Pushes
1
Pull requests
0
Issues
0
Stars
0
Forks
0

Activity over time

Daily event counts in the loaded window

Line chart, 1 days from 2023-09-19 to 2023-09-19. Pushes: 1 total, peak 1 in a day. Pull requests: 0 total, peak 0 in a day. Issues: 0 total, peak 0 in a day. Comments: 0 total, peak 0 in a day. Stars: 0 total, peak 0 in a day.

  • Pushes
  • Pull requests
  • Issues
  • Comments
  • Stars

Top contributors

Pushes, PRs, issues, reviews and comments — stars and forks excluded, so this is contribution rather than popularity

ContributorContributionsPushesPRsComments
ppatel26121100

Recent activity

Latest issues, pull requests and releases

No issue or PR events — this repo's activity is pushes only.

Totals cover only the window loaded into ClickHouse and count events, not GitHub's lifetime totals — 0 stars here means stars gained during the window, not the repo's star count.