Skip to content

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

active 2023-08-15 → 2026-10-04 (UTC)

Complete coverage27,757 / 27,757 hourly files (100%) · 2 absent upstream2023-08-15 → 2026-10-14 (UTC)
Events
1.4K
Pushes
244
Pull requests
92
Issues
28
Stars
650
Forks
121

Activity over time

Daily event counts in the loaded window

Line chart, 1147 days from 2023-08-15 to 2026-10-04. Pushes: 244 total, peak 12 in a day. Pull requests: 92 total, peak 5 in a day. Issues: 28 total, peak 2 in a day. Comments: 100 total, peak 6 in a day. Stars: 650 total, peak 5 in a day.

  • Pushes
  • Pull requests
  • Issues
  • Comments
  • Stars

Stars, PRs, issues and forks are under-captured in the later part of this window. GH Archive progressively stopped capturing non-push events during 2026 — −95% or worse by the end of the window. Every series here except Pushes fades for that reason, so a decline above reflects the archive, not this repository. Pushes stay reliable throughout, so read them, and the contributor counts derived from them, as the real signal. Data health has the measurements.

Top contributors

Pushes, PRs, issues, reviews and comments — stars and forks excluded, so this is contribution rather than popularity

ContributorContributionsPushesPRsComments
micprog2041332326
thommythomaso8638196
colluca3917416
imchenwu161311
niwis14822
Alvin-FA12074
fischeti8620
luca-valente7312
ricted986510
Aquaticfuller5410
michael-platzer5012
chaoqun-liang5500
olofk5013
omeag4002
LucaRufer4022
FrancescoConti4001
0BAB14002
paulsc964021
phsauter3120
nikgiu3210

Recent activity

Latest issues, pull requests and releases

Totals cover only the window loaded into ClickHouse and count events, not GitHub's lifetime totals — 650 stars here means stars gained during the window, not the repo's star count.